CFP last date
15 January 2025
Call for Paper
February Edition
IJAIS solicits high quality original research papers for the upcoming February edition of the journal. The last date of research paper submission is 15 January 2025

Submit your paper
Know more
The week's pick
Responsive image
Ordered Frequent Itemsets Matrix Based On Fp-Tree Structure And Apriori Algorithm

Abdulkader M. Al-Badani Abdualmajed A. Al-Khulaidi
Random Articles
Reseach Article

Proficient Architecture for Vedic Multiplier using Various VLSI Design Techniques of Optimized Adder

by V. Thamizharasan, Gokulapriya M., Madhubala M., Divya T., Ramya N.
journal cover thumbnail

International Journal of Applied Information Systems
Foundation of Computer Science (FCS), NY, USA
Volume 12 - Number 44
Year of Publication: 2024
Authors: V. Thamizharasan, Gokulapriya M., Madhubala M., Divya T., Ramya N.
10.5120/ijca2023922620

V. Thamizharasan, Gokulapriya M., Madhubala M., Divya T., Ramya N. . Proficient Architecture for Vedic Multiplier using Various VLSI Design Techniques of Optimized Adder. International Journal of Applied Information Systems. 12, 44 ( Jul 2024), 34-40. DOI=10.5120/ijca2023922620

@article{ 10.5120/ijca2023922620,
author = { V. Thamizharasan, Gokulapriya M., Madhubala M., Divya T., Ramya N. },
title = { Proficient Architecture for Vedic Multiplier using Various VLSI Design Techniques of Optimized Adder },
journal = { International Journal of Applied Information Systems },
issue_date = { Jul 2024 },
volume = { 12 },
number = { 44 },
month = { Jul },
year = { 2024 },
issn = { 2249-0868 },
pages = { 34-40 },
numpages = {9},
url = { https://www.ijais.org/archives/volume12/number44/proficient-architecture-for-vedic-multiplier-using-various-vlsi-design-techniques-of-optimized-adder/ },
doi = { 10.5120/ijca2023922620 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2024-07-20T21:32:36.001444+05:30
%A V. Thamizharasan
%A Gokulapriya M.
%A Madhubala M.
%A Divya T.
%A Ramya N.
%T Proficient Architecture for Vedic Multiplier using Various VLSI Design Techniques of Optimized Adder
%J International Journal of Applied Information Systems
%@ 2249-0868
%V 12
%N 44
%P 34-40
%D 2024
%I Foundation of Computer Science (FCS), NY, USA
Abstract

Nowadays a mobile computing and multimedia applications are need for high-performance, reduced size and low-power. One of the most widely used operations in DSP is Multiplication. Different types of multipliers are available in digital. In these multipliers the Vedic multiplier is the most optimized multiplier used in signal processing module. In the existing method Vedic multiplier is designed with conventional adders, which having higher area utilization, lower speed, and power consumption. The proposed design presents a proficient Vedic multiplier architecture for high-performance applications. Vedic multiplier architecture is consisting of adders. The proposed scheme is to changing the architecture of multiplier by memory-oriented adder cell which specifically doing add the partial product of the multiplier in memory-based approach. Which is a high speed and low area adder. This Multiplier is functionally verified/simulated using Modelsim software and implemented to Spartan3E FPGA kit using Xilinx12.1 software. Also analyze the performance parameter like area, speed and power will be compared to conventional multiplier & adder architectures.

References
  1. Chyn Wey-I, Cheng-Chen Ho, Yi-Sheng Lin, and Chien-Chang Peng., “An Area-Efficient Carry Select Adder Design by Sharing the Common Boolean Logic Term,” IMECS, Volume II ,pp. 1091-1094.Mar.2012.
  2. Poornima M, Shivaraj Kumar Patil, Shivukumar, Shridhar K P,Sanjay H “Implementation of Multiplier using Vedic Algorithm,” Int. J. of Innovative Technology and Exploring Engineering (IJITEE) ISSN: 2278-3075, Volume-2, Issue-6. May 2013.
  3. Premananda B.S., Samarth S. Pai, Shashank B., Shashank S. Bhat “Design and Implementation of 8-Bit Vedic Multiplier,” Int. J. of Advanced Research in Electrical, Electronics and Instrumentation Engineering,Volume. 2, Issue 12, Dec.2013.
  4. Jasbirkaur, lalitsood “Comparison between Various Types of Adder Topologies,” IJCST Volume. 6, Issue 1. Mar.2015
  5. J.Eric Clapten, E. Konguvel, M. Thangamani, “VLSI Implementation of Low Power Area Efficient Fat Carry Select Adder,” Int. J. of Communications, Volume 115-No.6 Mar.2015
  6. H. Dorosti, A. Teymouri, S. M. Fakhraie and M. E. Salehi, "Ultralow-Energy Variation-Aware Design: Adder Architecture Study," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 24, no. 3, pp. 1165-1168, March 2016.
  7. D. K. Patel, R. Chouksey and M. Saxena, "Design of fast FIR filter using compressor and Carry Select Adder," 3rd International Conference on Signal Processing and Integrated Networks (SPIN), pp. 460-465, 2016.
  8. S. Srikanth, I. T. Banu, G. V. Priya and G. Usha, "Low power array multiplier using modified full adder,” IEEE International Conference on Engineering and Technology (ICETECH), 2016, pp. 1041-1044,2016.
  9. Rajeswar Reddy B, Lakshmi Prasad E and A. R. Reddy, "Multi precision arithmetic adders,” International Conference on Computer Communication and Informatics (ICCCI), 2016, pp. 1-6, 2016.
  10. V .Thamizharasan and V .Parthipan, “An Efficient VLSI Architecture for FIR Filter using Computation Sharing Multiplier,” Int. J. of Computer applications, Vol. 54, no.14, pp.1-6, Sep.2012.
  11. V.Thamizharasan and N.Kasthuri, “High-Speed Hybrid Multiplier Design Using a Hybrid Adder with FPGA Implementation," in IETE Journal of Research, pp. 1-9, Apr.2021.
  12. V.Thamizharasan and N.Kasthuri, “Design of Proficient Two operand adder using Hybrid Carry Select adder with FPGA implementation, pp. 1-14, May.2022.
  13. V.Thamizharasan and N.Kasthuri, “FPGA implementation of high performance digital FIR filter design using a hybrid adder and multiplier, pp. 1-21, July.2022.
Index Terms

Computer Science
Information Sciences

Keywords

DSP Vedic multiplier Spartan 3E FPGA Xilinx12.1

Powered by PhDFocusTM