CFP last date
16 December 2024
Call for Paper
January Edition
IJAIS solicits high quality original research papers for the upcoming January edition of the journal. The last date of research paper submission is 16 December 2024

Submit your paper
Know more
Reseach Article

Sobel Edge Detection using Parallel Architecture based on FPGA

by Varun Sanduja, Rajeev Patial
International Journal of Applied Information Systems
Foundation of Computer Science (FCS), NY, USA
Volume 3 - Number 4
Year of Publication: 2012
Authors: Varun Sanduja, Rajeev Patial
10.5120/ijais12-450515

Varun Sanduja, Rajeev Patial . Sobel Edge Detection using Parallel Architecture based on FPGA. International Journal of Applied Information Systems. 3, 4 ( July 2012), 20-24. DOI=10.5120/ijais12-450515

@article{ 10.5120/ijais12-450515,
author = { Varun Sanduja, Rajeev Patial },
title = { Sobel Edge Detection using Parallel Architecture based on FPGA },
journal = { International Journal of Applied Information Systems },
issue_date = { July 2012 },
volume = { 3 },
number = { 4 },
month = { July },
year = { 2012 },
issn = { 2249-0868 },
pages = { 20-24 },
numpages = {9},
url = { https://www.ijais.org/archives/volume3/number4/220-0515/ },
doi = { 10.5120/ijais12-450515 },
publisher = {Foundation of Computer Science (FCS), NY, USA},
address = {New York, USA}
}
%0 Journal Article
%1 2023-07-05T10:45:41.724272+05:30
%A Varun Sanduja
%A Rajeev Patial
%T Sobel Edge Detection using Parallel Architecture based on FPGA
%J International Journal of Applied Information Systems
%@ 2249-0868
%V 3
%N 4
%P 20-24
%D 2012
%I Foundation of Computer Science (FCS), NY, USA
Abstract

This paper proposes an FPGA based approach known as Sobel Edge Detection. RGB image is taken by the computer source and converted into binary image using MATLAB. The proposed Sobel Edge Detection is modeled using Parallel Architecture and implemented in Verilog HDL. The whole process is performed in the hardware level that utilizes the resources of Xilinx ISE 12. 4. The result shows good performance of edge detection with maximum frequency of 200 MHz. The time from image read to final edge determined image would vary with the image size. Also, the device utilization summary shows good results.

References
  1. Raman Maini, Dr. Himanshu Aggarwal, "Study and Comparison of Various Image Edge Detection Techniques", International Journal of Image Processing (IJIP), Volume (3)
  2. Tian Qiu, Yong Yan* FIEEE, Gang Lu SMIEEE, 2011. "A New Edge Detection Algorithm for Flame Image Processing", IEEE.
  3. R. Maini and J. S. Sohal,2006. "Performance Evaluation of Prewitt Edge Detector for Noisy Images" Vol. 6, pp. 39, 42, GVIP Journal
  4. S. Sarangi and N. PRath, 2007. "Performance Analysis of Fuzzy-based Canny Edge Detector", pp. 272-274, IEEE Computer Society.
  5. Bovik, 2009. "The Essential Guide to Image Processing", Academic Press, Elsevier Inc.
  6. Mohamed Nasir Bin Mohamed Shukor, Lo HaiHiung, Patrick Sebastian3, 2007. "Implementation of Real-time Simple Edge Detection on FPGA" pp. 1404-1405,IEEE.
  7. Gonzalez, Rafael C, 2008. "Digital Image Processing", Pearson Education, Inc. , publishing as Prentice Hall.
  8. Zhengyang Guo,Wenbo Xu?Zhilei Chai, 2010. "Image Edge Detection Based on FPGA", pp 169, IEEE.
  9. Prof. V. B. Baru. , Chetan S. Deokar, 2010. "VLSI Implementation of Real-time Image Segmentation", pp 211, IEEE.
  10. I. Yasri*, N. H. Hamid, V. V. Yap, 2008. "Performance Analysis of FPGA Based Sobel Edge Detection Operator" IEEE.
  11. Gleb V. Tcheslavski, 2008. "Spatial filtering fundamentals" ELEN 4304/5365 DIP, pp. 3-8,spring.
  12. Nick Kanopoulos, Nagesh Vasanthanada, Robert L. Baker, 1988. "Design of an Image Edge Detection Filter Using the Sobel Operator" pp. 359, IEEE.
Index Terms

Computer Science
Information Sciences

Keywords

Gradient Operator Sobel Edge Detection Digital Image Processing FPGA