International Journal of Applied Information Systems |
Foundation of Computer Science (FCS), NY, USA |
Volume 3 - Number 4 |
Year of Publication: 2012 |
Authors: Varun Sanduja, Rajeev Patial |
10.5120/ijais12-450515 |
Varun Sanduja, Rajeev Patial . Sobel Edge Detection using Parallel Architecture based on FPGA. International Journal of Applied Information Systems. 3, 4 ( July 2012), 20-24. DOI=10.5120/ijais12-450515
This paper proposes an FPGA based approach known as Sobel Edge Detection. RGB image is taken by the computer source and converted into binary image using MATLAB. The proposed Sobel Edge Detection is modeled using Parallel Architecture and implemented in Verilog HDL. The whole process is performed in the hardware level that utilizes the resources of Xilinx ISE 12. 4. The result shows good performance of edge detection with maximum frequency of 200 MHz. The time from image read to final edge determined image would vary with the image size. Also, the device utilization summary shows good results.