International Journal of Applied Information Systems |
Foundation of Computer Science (FCS), NY, USA |
Volume 6 - Number 9 |
Year of Publication: 2014 |
Authors: C. Sundaresan, C V S Chaitanya, P R Venkateswaran, Somashekara Bhat, J Mohan Kumar |
![]() |
C. Sundaresan, C V S Chaitanya, P R Venkateswaran, Somashekara Bhat, J Mohan Kumar . Design and Development of Vedic Mathematics based BCD Adder. International Journal of Applied Information Systems. 6, 9 ( March 2014), 16-21. DOI=10.5120/ijais14-451119
In a conventional Binary Coded Decimal (BCD) representation is used in the scientific and computing calculation. Now they are also started to have impact in the processing unit. The only overhead in the converting the value from decimal to binary, processing and converting back to decimal. The direct reproduction of decimal value in computation produces the significant improvement in conversion and processing time. This paper is the extended version of Alp Arslan Bayracci and Ahmet Akkas et al of reduced delay Binary Coded Decimal (BCD) adder. When the design is simulated for the corner cases, the design was not responding as expected and we have proposed the modified design.