International Journal of Applied Information Systems |
Foundation of Computer Science (FCS), NY, USA |
Volume 7 - Number 1 |
Year of Publication: 2014 |
Authors: Vandana Chahar, Seema Narwal |
10.5120/ijais14-451126 |
Vandana Chahar, Seema Narwal . FPGA based Hardware Implementation of Variant DPCM Image Compression Technique (Multiple LUT-DPCM). International Journal of Applied Information Systems. 7, 1 ( April 2014), 16-19. DOI=10.5120/ijais14-451126
This paper proposed FPGA implementation of variant DPCM based image compression technique (Multiple LUT-DPCM). Image compression addresses the problem of reducing the amount of data required to represent a digital image. Such data compression can be achieved by reducing the redundancies of the image data in order to be able to store or transmit data in an efficient form. There are various onboard data compression techniques used in image processing. Out of which DPCM based compression technique is the most commonly used one. For the hardware implementation, an algorithm for Multiple LUT DPCM is designed. VHDL code is developed based on the algorithm designed. After simulation and verification of developed code with test data generated, it implemented in to hardware. The developed hardware's functionality, then verified with the already simulated data and also with real image data.